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WI ABSTRACT 
There is disclosed a voltage multiplier having a capaci- 
tor-diode voltage multiplying network which is fed 
with voltage pulses from a d-c source through a first 
switching means. Pulses of a second polarity are also 
supplied through a second switching means to the input 
of the capacitor-diode voltage multiplier from a second 
d-c source whose voltage is adjustable to change the 
voltage of the pulses of second polarity. The switching 
means are alternately rendered conducting by signals 
from a control circuit. The second d-c source may be 
controlled by a voltage comparator which compares 
the output voltage of the capacitor-diode voltage multi- 
plier to the reference source. 
13 Claims, 1 Drawing Figure 
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REGULATED HIGH EFFICIENCY, 
MULTIPLIER DC TO DC CONVERTER 
ORIGIN OF THE INVENTION 
This invention was made by employees of the United 
States Government and may be manufactured or used 
by or for the Government of the United States without 
the payment of any royalties thereon or therefor. 
BACKGROUND OF THE INVENTION 
This invention relates to d-c to d-c converters and is 
directed more particularly to a converter having a regu- 
lated, high-voltage d e  output. 
One of the primary considerations in any type of 
spacecraft is the weight of such craft. Generally, weight 
must be kept to a minimum consistent with the space- 
craft carrying out its intended function. Spacecraft such 
as communication satellites, electric thrusters and elec- 
tron bombardment ion thrusters as well as numerous 
other applications require regulated, d e  high voltages 
for some operational functions. 
Because of the weight penalty imposed by batteries 
on spacecraft, various solar cell arrays of light weight 
have been developed to provide d e  power for many 
spacecraft. The solar array provides a d e  voltage 
which may then be converted to high d-c voltage. For 
example, it may be desireable to obtain lo00 volts d-c 
from a solar array having 100 volts d e  output. Because 
of the output voltage of the solar array fluctuates due to 
various conditions, voltage regulation must be provided 
to maintain the high voltage required by the spacecraft 
at a relatively constant value. In order to minimize 
weight, the elimination of inductors and transformers is 
also desireable. Another reason for eliminating induc- 
tors and transformers is to avoid the magnetic fields 
associated with such devices. 
DESCRIPTION OF THE PRIOR ART 
Numerous voltage regulators for d-c circuits are 
known in the prior art. These include pulse width mod- 
ulation type circuits utilizing a switching circuit or 
chopper to supply rectangular voltage pulses to either a 
transformer or a voltage multiplier network. Dissipa- 
tive type regulators wherein a variable conductive de- 
vice is connected in series or shunt with the output 
voltage are well-known but cause high power losses 
and are generally unsuitable for solid state circuits. 
Another type of voltage regulator is a chopper circuit 
connected in series between the output and the load of 
a power supply. For high voltage output circuits, such 
choppers would require expensive transistors which, 
nevertheless, would have a high probability of failure. 
Total preregulation of the d-c source voltage could also 
be used utilizing buck, buck-boost, or boost methods. 
All of the foregoing methods in general impose a serious 
penalty in weight and/or efficiency because the full 
power of the d-c to d-c converter must be processed by 
the voltage regulator circuit. 
LIGHTWEIGHT CAPACITOR-DIODE 
OBJECT AND SUMMARY OF THE INVENTION 
It is an object of the invention to provide a d e  to d e  
converter having regulated output voltage yet achiev- 
ing extremely high efficiency and light weight. 
It is another object of the invention to provide a d-c 
to d e  converter having a regulated high voltage output 
and in which only a portion of the total output power is 
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handled by the voltage regulating circuit provided 
therein. 
Yet another object of the invention is to provide a d-c 
to d-c converter energized alternately from two sepa- 
rate d e  electrical sources. 
Still another object of the invention is to provide a 
d-c to d-c converter of the foregoing type wherein one 
of the d-c electrical sources supplies only a portion of 
the total output power, namely the difference between 
the normally expected minimum power and a maximum 
allowable power output. 
A further object of the invention is to provide a d-c to 
d-c converter wherein the voltage of one of the d-c 
electrical sources is automatically adjusted to maintain 
the voltage output substantially constant despite 
changes in load current or voltage of the other d-c 
source. 
It is an additional object of the invention to provide a 
d e  to d-c high voltage converter having a high voltage 
multiplier energized directly from a pair of electrical 
sources through respective switches without any trans- 
formers in the power current paths. 
Still another object of the invention is to provide a 
d e  to d e  high voltage converter capable of operating 
from either positive or negative input voltage. 
In summary, the invention provides a high efficiency 
d-c to d-c converter having a regulated, high voltage 
output. The input power for the converter is supplied 
alternately from two d-c electrical sources. The voltage 
of one of the sources may be varied to maintain the high 
voltage output substantially constant, the variable volt- 
age source supplying only the additional power needed 
to keep the output voltage constant despite variations in 
current drawn by a load or utilization device connected 
to the high voltage output or changes in voltage of the 
main d-c source. 
BRIEF DESCRIPTION OF THE DRAWINGS 
The single FIGURE is a combined schematic dia- 
gram and block diagram of circuitry embodying the 
invention. 
DESCRIPTION OF A PREFERRED 
EMBODIMENT 
Refering now to the single figure there is shown a d-c 
to d-c converter embodying the invention and com- 
prised of a switching circuit 10, a capacitor-diode volt- 
age multiplier circuit 11, and a control circuit section 
12. The voltage multiplier circuit 11 includes capacitors 
C1 through CNand diodes DI through DNconnected as 
shown in a Cocluoft-Walton type circuit. The high 
voltage output of voltage multiplier 11 is developed 
between output point 13 and a common point 14, the 
latter common point being electrically between diode 
DNand capacitor CN+ 
The utilization device identified as RL is connected 
between output point 13 and common point 14 and may 
draw varying amounts of current from voltage multi- 
plier 11. Rectangular voltage pulses which are supplied 
to voltage multiplier 11, as will be described presently, 
are applied between the common point 14 and an input 
point 15 which is, 88 shown, common to one side of 
capacitor C,. 
The switching circuit 10 includes a fust d-c electrical 
source VI having its positive side connected via a lead 
16 to common point 14 of the voltage multiplier 11 and 
its negative side connected through the emitter-collec- 
tor path of transistor Q1 to the input point 15 of voltage 
4,092,7 12 
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multiplier 11. However, the circuit also may be oper- The voltage pulses needed to charge capacitor Cn 
ated with opposite polarity on V1 or V2 with suitable are obtained through a diode DZ4 from an inductor L1 in 
changes in the switches used, as, for example, inter- the embodiment shown. Induc 
changing the collector and emitter. nected with the collector-emitter path of a transistor 43 
The base electrode of transistor QI is connected via a 5 between the negative side of electrical energy source 
lead 17 and a pulse transformer 18 to the output of a V, and the positive side of source VI. The positive side 
monostable multivibrator 19. The monostable multivi- of v1 is connected though a lead 16 to the common 
brator 19 is triggered at a repetitive rate by a clock 20 point 14. Transistor Q3 serves as a switching means to 
such as a square wave ocillator running at a predeter- generate voltage pulses across inductor L1. Each time 
mined frequency. BY UtillZhg high energy density ca- 10 transistor Q3 switches off, current pulses pass through 
Pacitors CI through  and low loss diodes DI through diode DZ4 to charge Cn to the polarity as shown. 
DN, a frequency of 70 KHz has been found to be satis- 
factory. This permits the use of light, small capacitors. 
Monostable multivibrator 19 provides no output until 
triggered by clock 20 whereupon it provides a “turn- 
on” pulse to transistor Q1 and then returns to its stable 
off condition. The width or duration of the turn-on 
pulses is determined by the particular monostable multi- 
vibrator timing curcuit used. The timing circuit accord- 
ingly is selected to produce the desired pulse width or a 
multivibrator having an adjustment for the time of the 
output pulse may be used. 
The voltage pulses supplied to voltage multiplier 11 
from d-c source V1 by the switching action of Q1 pro- 
duce negative voltage excursions at point 115 with re- 
spect to common point 14. To the end that positive 
going pulses may be applied to point 95 as needed to 
prevent the voltage across RL from decreasing as it 
utilizes more current, a second d-c electrical source V2 
is provided. The negative side of V2 is connected to 
common point 14 while the positive side is connected 
through the emitter-collector path of a transistor Q2 to 
input point 15 of the voltage multiplier 11. 
The base electrode of transistor Q2 is connected 
through a lead 21 and a pulse transformer 22 to the 
output of a monostable multivibrator 23 which, like 
multivibrator 19, is controlled by pulses from clock 20. 
The output pulses of multivibrators 19 and 23 alternate 
so that transistors Q,  and Q2 never conduct simulta- 
neously but do conduct alternately at a predetermined 
rate determined by clock 20. The output pulses of multi- 
vibrator 19 are preferably equal in time duration to the 
output pulses of multivibrator 23 but this is not a neces- 
sary condition. 
If the load RLfor some reason begins to decrease or if 
the voltage of VI decreases, the voltage at the output 
means 13,14 of multiplier 111 will accordingly decrease. 
To the end that the output voltage of multiplier 11 will 
be prevented from decreasing under these conditions 
and will be maintained substantially constant, the volt- 
age V2 is increased as much as necessary to cancel any 
decrease in the voltage of R p  When the voltage V! or 
the current required by RL return to their normal mnl- 
mum value, the voltage V2 can be reduced to zero. 
The voltage V2 may be supplied by a suitable d-c 
power supply which may be adjusted manually to com- 
pensate for relatively slow changes in VI or in the cur- 
rent of R p  In the specific embodiment shown, a capaci- 
tor CyL at a voltage V2 receives rectangular voltage 
pulses to charge it to the desired voltage necessary to 60 
maintain the voltage of &at a relatively constant value. 
The rectangular pulses used to charge the capacitor 
Cn may be either pulse width modulated or frequency 
modulated. The voltage on Cn is increased by either 
increasing the pulse repetition rate of the frequency 65 
modulated pulses or increasing the width of the width 
modulated pulses. Conversely, V2 is decreased by de- 
creasing pulse width or repetition rate. 
For a specific pulse width or on-time, it will be clear 
that if the repetitive rate of the pulses are increased the 
voltage V2 will increase. Similarly, if the repetitive rate 
l5 is kept constant and the ontime of transistor 43 is in- 
creased, the voltage on V2 will increase. The latter pulse 
width modulation technique is used in the specific em- 
bodiment shown. As explained previously, V2 supplies 
only the small amount of power necessary to maintain 
2o the voltage of RLat a constant value whereby the power 
controlled by the voltage regulating circuit is low. This 
results in very high efficiency and permits V2 to be a 
capacitor thereby eliminating a heavy battery. How- 
ever, V2can be a battery or a d-c power supply if weight 
25 is not an important consideration for the d-c to d-c 
converter. 
All of the units shown in control circuit section 12 are 
well known, commercially available electronic mod- 
3o ules. Other type voltage regulating circuits may be used 
if desired. 
The pulse transformers 18,22, and 26 each have a pair 
of leads from the secondary windings therein to the 
base-emitter electrodes of transistors Q3 and Q2, respec- 
35 tively. Reversing these leads will of course reverse the 
on-off sequence of the particular transistor to which 
they are connected. Accordingly, the leads should be 
connected so that Ql and Q2 do not conduct simulta- 
neously. Transistor Q3, however, is not limited by any 
40 relationship of its switching frequency or on-off time to 
the conduction of transistors QI and Qz. 
Switches QI, Q2, and Q3, all shown as transistors, may 
be fieldeffect transistors, controlled rectifiers or thy- 
ristors, or any other device which could be switched 
45 rapidly on or off. Also, PNP type semiconductors can 
be substituted for NPN types and vice-versa by observ- 
ing correct polarities on the various components of the 
circuit. 
It will be understood that changes and modifications 
50 may be made to the above described circuit without 
departing from the spirit and scope of the invention as 
set forth in the claims appended hereto. 
What is claimed is: 
1. A d-c to d-c converter comprising: 
a capacitor-diode multiplier having input means for 
connection to a source of electrical energy and 
output means for connection to a load; 
first and second d-c electrical sources, said second d-c 
electrical source being a capacitor: 
55 
means for supplying unidirecGonal voltage pulses to 
said capacitor to produce d-c voltage thereon; 
first and second switch means, said first d-c electrical 
source and said first switch being serially con- 
nected across said input means, said second d-c 
electrical source and said second switch means 
being serially connected across said input means, 
said first and second electrical sources being oppo- 
sitely poled; and 
5 
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means for repetitively and alternately closing and 
opening each of said switches whereby substan- 
tially rectangular voltage pulses are applied to said 
input means, said second electrical source being 
adjustable to compensate for changes in voltage of 5 
the other d-c source and in current drawn by said 
load. switch means respectively; 
2. The circuit of claim 1 and including means for 
automatically, compensatingly adjusting said second 
d-c source in response to incremental changes of volt- 10 
age across said load. 
3. The circuit of claim 1 wherein said means for sup- 
plying unidirectional voltage pulses to said capacitor is 
controlled by a voltage comparator means which in- 
creases or decreases the width of said voltage pulses to 15 trode being a base. 
maintain the voltage of said load substantially constant. 
4. The circuit of claim 1 wherein said means for sup- 
plying unidirectional voltage pulses to said capacitor 
comprises: cluding: 
two power electrodes and a control electrode and in- 
cluding: 
first and second pulse generators each having an 
output and an input, the outputs of said first and 
second pulse generators being severally connected 
to the control electrodes of said first and second 
a timing oscillator for generating timing pulses; and, 
means for transmitting timing pulses from said timing 
oscillator to said inputs of said first and second 
pulse generators. 
8. The circuit of claim 7 wherein said semiconductors 
are transistors, the power electrodes being a collector 
and an emitter in each transistor and the control elec- 
9. The circuit of claim 1 wherein said first and second 
switch means are semiconductors each having at least 
two power electrodes and a control electrode and in- 
fust and second pulse generators each having an 
output and an input, the outputs of said first and 
second pulse generators being severally connected 
to the control electrodes of said fust and second 
switch means respectively; 
a timing oscillator for generating timing pulses; and, 
means for transmitting timing pulses from said timing 
means for repetitively closing and opening said third oscillator to said inputs of said first and second 
pulse generators. 
5. The circuit of claim 4 wherein said third switch 10. The circuit of claim 9 wherein said semiconduc- 
means is a unidirectional conducting device having at 30 tors are transistors, the power electrodes being a collec- 
least two power electrodes and a control electrode to tor and an emitter in each transistor and the control 
control conduction, said power electrodes being con- electrode being a base, one of said d-c electrical sources 
nected between said inductor and said other d-c electri- being of variable voltage whereby voltage at said out- 
cal source and wherein said means for repetitively clos- put means may be maintained relatively constant as 
ing said third switch means at a predetermined rate is a 35 current drawn by said load varies. 
voltage comparator supplying to said control electrode 11. The circuit of claim 1 wherein said voltage of said 
of said third switch means pulses the width of which second d-c electrical source is variable from a predeter- 
increases or decreases in accordance with respective mined value down to zero. 
increases or decreases in current drawn by the load. 12. The circuit of claim 1 and including means for 
6. The circuit of claim 5 wherein said third switch 40 automatically, compensatingly adjusting said one d-c 
means is a transistor, the power electrodes being a col- source in response to incremental change of current in 
lector and an emitter and the control electrode being a said load. 
base. 13. The circuit of claim 1 where the voltage of said 
7. The circuit of claim 5 wherein said fust and second first and second d-c electrical sources is reversed. 
a third switch means and an inductor serially con- 20 
nected across the other d-c electrical source; 
a unidirectional conducting device connected from a 
point between said third switch means and said 
inductor to a point between said capacitor and the 
switch means with which it is serially connected; 25 
and, 
switch at a predetermined rate. 
switch means are semiconductors each having at least 45 * * * * *  
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